Abstract: This paper presents a design method of SAR ADC (Successive Approximation Register Analog-to-Digital Converter ADC) utilizing redundancy bits. In general, binary search algorithm is used as a conventional SAR ADC operation algorithm. It's possible to realize a high-speed SAR ADC by using non-binary search algorithm which is realized by adding redundancy bits. However, the A/D conversion time varies depending on the number of redundancy bits. Therefore, in order that the conversion time is the shortest, it's necessary that an appropriate amount of redundancy be added. We show a methodology of finding the appropriate number of redundancy bits.
Introduction
In recent year, due to the development of the mixed signal systems-on-chip, analog-to-digital converters (ADCs), which are used between the RF front-end and the baseband, are demanded for high performance. However, because of the progress of complementary metal-oxide semiconductor (CMOS) nanofabrication technologies, the interest in successive approximation register (SAR) ADCs is increasing. The reason is that SAR ADCs can operate without an operational amplifier (op-amp) and at low power consumption.
As shown in Fig. 1 , a SAR ADC consists of a sample and hold (S/H) circuit, a comparator, a digital-to-analog converter (DAC), and a SAR logic circuit. It generally operates according to binary search algorithm which realizes N-bit resolution by N comparisons. In order to realize high-speed SAR ADC, several papers propose operation systems which are realized by non-binary search algorithm [1, 2, 3] . This algorithm is realized by adding redundancy bits to the resolution. In other words, the algorithm realizes N-bit resolution by M comparisons (N M) and the value to be obtained by subtracting N from M indicates the number of redundancy bits. For improving the A/D conversion time further, we proposed a design technique and built an optimization system [4] . However, it is difficult to find the appropriate number of redundancy bits for getting the shortest SAR ADC conversion time because the conversion time varies depending on the number of redundancy bits and there are vast amounts of data. Therefore, it is necessary that the redundancy bits should be appropriately added in order that the conversion time is the shortest. In this paper, we proposed a methodology of searching the optimal number of redundancy bits.
Methodology
We propose a methodology to find the appropriate number of redundancy bits.
qðkÞ is define as a tolerance range of a k-th phase. This range indicates the maximum value of the allowable error between the voltage output of DAC and the reference voltage of k-th phase, in the k-th comparison. In other words, in order to obtain correct SAR ADC output, the following equation should be satisfied when the k-th comparison is performed as shown Fig. 2 .
where V DAC is the voltage output of DAC and V ref ðkÞ is the reference voltage of k-th phase [1] . If N is defined as the resolution and M is defined as the number of phases, the following equation is formed [1] . 
When qðkÞ 6 ¼ 0 {k ¼ 1; 2; 3; . . . ; s (s N)} and
s in Eq. (3) indicates the number of phase with redundancy. We define the number of redundancy bits which are added to the resolution as x (M ¼ N þ x) and Eq. (3) is expanded as the following equation.
In Eq. (4), the right side indicates all amount of redundancy which are distributed as each tolerance range qðkÞ. When we add 1 bit to the redundancy bits,
Because all amount of redundancy in Eq. (5) are more 2 Nþx than that in Eq. (4), more redundancy are distributed as tolerance range and tolerance range of Eq. (5) can be wider than that of Eq. (4). As shown Fig. 3 , the width of the tolerance range affect the DAC change time which is needed to obtain the correct SAR ADC output, T settling . In other words, the tolerance range affect the A/D conversion time.
For example, when the tolerance range gets wide, the DAC change time can get short and the A/D conversion time can get short. However, when all qðkÞ are already maximum, even though the redundancy bit increases, the conversion time cannot get short because the tolerance range is not spread any more. Thus, the optimal redundancy bit is determined in the range satisfying the following equation.
3 Maximum tolerance range
In this section, we describe the maximum tolerance range. Eq. (3) is expanded as the following equation.
Thus, the tolerance range of k-th phase qðkÞ is defined by
For qðkÞ ! 0, the following equation is formed.
From Eq. (9), the smaller k is, the more maximum tolerance range spreads when N and M are defined. However, qðkÞ is not more than 2 NÀ1 which is half of resolution 2 N . Thus, the maximum range varies depending on the con-
Thus, MaxfqðkÞg ¼ 2 NÀ1 . Fig. 3 . Relationship between qðkÞ and T settling .
From (i), (ii), and (iii),
. . . ; xÞ
4 Optimal redundancy bit
In this section, we describe the optimal number of redundancy bits to be satisfying Eq. (6).
Thus;
Conclusion
We proposed a methodology of searching the optimal number of redundancy bits of SAR ADC in order that the A/D conversion time is minimized. In this paper, we proved that there is the optimal redundancy bit in range from 1 to s. Therefore, we don't need to examine vast amounts of data and the highspeed SAR ADC can be realized.
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